

Cortex[®]-M23 Processor Cycle Model

Version 9.6.0

User Guide

Non-Confidential



Cortex-M23 Processor Cycle Model

User Guide

Copyright © 2017 Arm Limited (or its affiliates). All rights reserved.

Release Information

The following changes have been made to this document.

Change History			
Date	Issue	Confidentiality	Change
November 2017	0906-00	Non-Confidential	Release with 9.6

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm’s trademark usage guidelines at <http://www.arm.com/company/policies/trademarks>.

Copyright © 2017 Arm. All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Product Status

The information in this document is final, that is for a developed product.

Web Address

<http://www.arm.com>

Contents

Preface

About This Guide	7
Audience	7
Conventions	8
Further reading	9
Glossary	10

Chapter 1.

Using the Cycle Model Component in SoC Designer Plus

Cortex-M23 Functionality	12
Supported Hardware Features	12
Unsupported Hardware Features	12
Adding and Configuring the SoC Designer Plus Component	13
SoC Designer Plus Component Files	13
Adding the Cycle Model to the Component Library	14
Adding the Component to the SoC Designer Plus Canvas	14
ESL Ports	15
Available ESL Ports	15
Reset Behavior and Ports	15
Tied Pins	15
Setting Component Parameters	16

Preface

A Cycle Model component is a library developed from Arm intellectual property (IP) that is generated through Cycle Model Studio™. The Cycle Model then can be used within a virtual platform tool, for example, SoC Designer™ Plus.

About This Guide

This guide provides all the information needed to configure and use the Cortex™-M23 Cycle Model in SoC Designer Plus.

Audience

This guide is intended for experienced hardware and software developers who create components for use with SoC Designer Plus. You should be familiar with the following products and technology:

- SoC Designer Plus
- Hardware design verification
- Verilog or SystemVerilog programming language

Conventions

This guide uses the following conventions:

Convention	Description	Example
<code>courier</code>	Commands, functions, variables, routines, and code examples that are set apart from ordinary text.	<code>sparseMem_t SparseMemCreateNew();</code>
<i>italic</i>	New or unusual words or phrases appearing for the first time.	<i>Transactors</i> provide the entry and exit points for data ...
bold	Action that the user performs.	Click Close to close the dialog.
<text>	Values that you fill in, or that the system automatically supplies.	<platform>/ represents the name of various platforms.
[text]	Square brackets [] indicate optional text.	\$CARBON_HOME/bin/modelstudio [<filename>]
[text1 text2]	The vertical bar indicates “OR,” meaning that you can supply text1 or text 2.	\$CARBON_HOME/bin/modelstudio [<name>.symtab.db <name>.ccfg]

Also note the following references:

- References to C code implicitly apply to C++ as well.
- File names ending in .cc, .cpp, or .cxx indicate a C++ source file.

Further reading

This section lists related publications. The following publications provide information that relate directly to SoC Designer Plus:

- *SoC Designer Plus User Guide* (100996)

The following publications provide reference information about Arm products:

- *Cortex-M23 Processor Technical Reference Manual* (DDI 0550)
- *Cortex-M23 Processor Integration and Implementation Manual* (DIT 0059)
- *AMBA Specification (Rev 2.0)* (IHI0011)

See <http://infocenter.arm.com/help/index.jsp> for access to Arm documentation.

The following publications provide additional information on simulation:

- IEEE 1666™ SystemC Language Reference Manual, (IEEE Standards Association)
- SPIRIT User Guide, Revision 1.2, SPIRIT Consortium.

Glossary

AMBA	<i>Advanced Microcontroller Bus Architecture.</i> The Arm open standard on-chip bus specification that describes a strategy for the interconnection and management of functional blocks that make up a System-on-Chip (SoC).
AHB	<i>Advanced High-performance Bus.</i> A bus protocol with a fixed pipeline between address/control and data phases. It only supports a subset of the functionality provided by the AMBA AXI protocol.
APB	<i>Advanced Peripheral Bus.</i> A simpler bus protocol than AXI and AHB. It is designed for use with ancillary or general-purpose peripherals such as timers, interrupt controllers, UARTs, and I/O ports.
AXI	<i>Advanced eXtensible Interface.</i> A bus protocol that is targeted at high performance, high clock frequency system designs and includes a number of features that make it very suitable for high speed sub-micron interconnect.
Cycle Model	A software object created by the Cycle Model Studio (or <i>Carbon compiler</i>) from an RTL design. The Cycle Model contains a cycle- and register-accurate model of the hardware design.
Carbon Model Studio	Graphical tool for generating, validating, and executing hardware-accurate software models. It creates a Cycle Model, and it also takes a Cycle Model as input and generates a component that can be used in SoC Designer Plus, Platform Architect, or Accellera SystemC for simulation.
CASI	<i>ESL API Simulation Interface</i> , is based on the SystemC communication library and manages the interconnection of components and communication between components.
CADI	<i>ESL API Debug Interface</i> , enables reading and writing memory and register values and also provides the interface to external debuggers.
CAPI	<i>ESL API Profiling Interface</i> , enables collecting historical data from a component and displaying the results in various formats.
Component	Building blocks used to create simulated systems. Components are connected together with unidirectional transaction-level or signal-level connections.
ESL	<i>Electronic System Level.</i> A type of design and verification methodology that models the behavior of an entire system using a high-level language such as C or C++.
HDL	<i>Hardware Description Language.</i> A language for formal description of electronic circuits, for example, Verilog.
RTL	<i>Register Transfer Level.</i> A high-level hardware description language (HDL) for defining digital circuits.
SoC Designer	High-performance, cycle accurate simulation framework which is targeted at System-on-a-Chip hardware and software debug as well as architectural exploration.
SystemC	SystemC is a single, unified design and verification language that enables verification at the system level, independent of any detailed hardware and software implementation, as well as enabling co-verification with RTL design.
Transactor	<i>Transaction adaptors.</i> You add transactors to your component to connect your component directly to transaction level interface ports for your particular platform.

Chapter 1

Using the Cycle Model Component in SoC Designer Plus

This chapter describes the functionality of the Cycle Model component, and how to use it in SoC Designer Plus. It contains the following sections:

- [Cortex-M23 Functionality](#)
- [Adding and Configuring the SoC Designer Plus Component](#)
- [ESL Ports](#)
- [Setting Component Parameters](#)

1.1 Cortex-M23 Functionality

This section provides a summary of the functionality of the Cycle Model compared to that of the hardware, and the performance and accuracy of the Cycle Model. For details, see the *Cortex-M23 Processor Technical Reference Manual* (DDI 0550).

- [Supported Hardware Features](#)
- [Unsupported Hardware Features](#)

1.1.1 Supported Hardware Features

The following features of the Cortex-M23 hardware are fully implemented in the Cortex-M23 Cycle Model:

- Cortex-M23 Integer Core
- NVIC – Nested Vectored Interrupt Controller
- WIC – Wakeup Interrupt Controller Interface Support (support is for the interface only).
- AMBA5 AHB Master Interface
- Single-cycle I/O port (optional)
- FPB – Flash Patch and Breakpoint unit (optional)
- DWT – Data Watchpoint and Trace (optional)
- MPU_S – Secure Memory Protection Unit (optional)
- MPU_NS – Non-Secure Memory Protection Unit (optional)
- SAU - Secureity Attribution Unit (optional)
- ETM supported to enable software profiling.

1.1.2 Unsupported Hardware Features

The following features of the Cortex-M23 hardware are not implemented in the Cortex-M23 Cycle Model:

- SW/JTAG-DP
- Semihosting
- Register views
- Hardware profiling
- Debugger integration

1.2 Adding and Configuring the SoC Designer Plus Component

The following topics briefly describe how to use the component. See the *SoC Designer Plus User Guide* for more information.

- [SoC Designer Plus Component Files](#)
- [Adding the Cycle Model to the Component Library](#)
- [Adding the Component to the SoC Designer Plus Canvas](#)

1.2.1 SoC Designer Plus Component Files

The component files are the final output from the Cycle Model Studio compile and are the input to SoC Designer Plus. There are two versions of the component; an optimized *release* version for normal operation, and a *debug* version.

On Linux, the *debug* version of the component is compiled without optimizations and includes debug symbols for use with gdb. The *release* version is compiled without debug information and is optimized for performance.

On Windows, the *debug* version of the component is compiled referencing the debug runtime libraries so it can be linked with the debug version of SoC Designer Plus. The *release* version is compiled referencing the release runtime library. Both release and debug versions generate debug symbols for use with the Visual C++ debugger on Windows.

The provided component files are listed below:

Table 1-1 SoC Designer Plus Component Files

Platform	File	Description
Linux	maxlib.lib<model_name>.conf	SoC Designer Plus configuration file
	lib<component_name>.mx.so	SoC Designer Plus component runtime file
	lib<component_name>.mx_DBG.so	SoC Designer Plus component debug file
Windows	maxlib.lib<model_name>.windows.conf	SoC Designer Plus configuration file
	lib<component_name>.mx.dll	SoC Designer Plus component runtime file
	lib<component_name>.mx_DBG.dll	SoC Designer Plus component debug file

Additionally, this User Guide PDF file is provided with the component.

1.2.2 Adding the Cycle Model to the Component Library

The compiled Cycle Model component is provided as a configuration file (*.conf*). To make the component available in the Component Window in SoC Designer Canvas, perform the following steps:

1. Launch SoC Designer Canvas.
2. From the *File* menu, select **Preferences**.
3. Click on **Component Library** in the list on the left.
4. Under the *Additional Component Configuration Files* window, click **Add**.
5. Browse to the location where the Cycle Model is located and select the component configuration file:
 - `maxlib.lib<model_name>.conf` (for Linux)
 - `maxlib.lib<model_name>.windows.conf` (for Windows)
6. Click **OK**.
7. To save the preferences permanently, click the **OK & Save** button.

The component is now available from the SoC Designer Plus *Component Window*.

1.2.3 Adding the Component to the SoC Designer Plus Canvas

Locate the component in the *Component Window* and drag it out to the Canvas. The component's appearance may vary depending on your specific device configuration.

Additional ports are provided depending on the model RTL configuration file, *default.conf*, used to create the Cycle Model.

1.3 ESL Ports

This section describes the differences between the pins listed in the *Cortex-M23 Processor Technical Reference Manual* (DDI 0550) and those on the Cycle Model. Certain hardware pins have been converted to init-time Cycle Model parameters.

This section includes the following subsections:

- [Available ESL Ports](#)
- [Reset Behavior and Ports](#)
- [Tied Pins](#)

1.3.1 Available ESL Ports

Table 1-2 describes the ESL ports that are exposed in SoC Designer Plus. See the *Cortex-M23 Processor Technical Reference Manual* (DDI 0550) for more information.

Table 1-2 ESL Component Ports

ESL Port	Description	Type
AHB5Initiator_Slave_Debug	AHB5 Slave debug port.	Transaction Slave
AHB5Initiator_master	AHB5 Master port.	Transaction Master
HCLK	Clock for the majority of the non-debug logic in the processor system domain.	Clock Slave
SCLK	Free running clock that clocks a small amount of logic in the processor system domain.	Clock Slave
clk-in	This port is used internally. Leave unconnected.	Clock Slave

1.3.2 Reset Behavior and Ports

The Cycle Model is reset internally each time SoC Designer Simulator is initialized. This behavior is standard and can not be changed. To view the internal reset sequence, set the *Align Waveforms* parameter to False (see [Setting Component Parameters](#)), and this data appears in the waveform.

At simulation time zero and while simulation is running, you can generate a reset sequence. To do so, drive the reset pins on the component using external signals (for example, using the MxSigDriver component).

For information about reset pin names, bit ordering (for multiple cores), and required reset sequence, refer to the *Technical Reference Manual* for your IP.

1.3.3 Tied Pins

The following pins are tied High:

- STCLKEN
- STCLKENNS

1.4 Setting Component Parameters

You can change the settings of all the component parameters in SoC Designer Canvas, and of some of the parameters in SoC Designer Simulator. To modify the component's parameters :

1. In the Canvas, right-click on the component and select **Component Information**. You can also double-click the component. The *Edit Parameters* dialog box appears. The list of available parameters may differ slightly depending on the settings that you enabled in the configuration file (*default.conf*) when creating the component.
2. In the *Parameters* window, double-click the **Value** field of the parameter that you want to modify.
3. If it is a text field, type a new value in the *Value* field. If a menu choice is offered, select the desired option. The parameters are described in Table 1-3.

Table 1-3 Component Parameters

Name	Description	Allowed Values	Default Value	Init/ Runtime
AHB5Initiator_Master Align Data	AHB5 Master Transactor Data Alignment.	true, false	false	Init
AHB5Initiator_Master Big Endian	Endianness of data in AHB5 Master Transactor.	true, false	false	Init
AHB5Initiator_Master Enable Debug Messages	Enables/disables AHB5 Master port debug.	true, false	false	Runtime
AHB5Initiator_Slave_Debug Align Data	AHB5 Slave Transactor Data Alignment.	true, false	false	Init
AHB5Initiator_Slave_Debug Big Endian	Endianness of data in AHB5 Slave Transactor.	true, false	false	Init
AHB5Initiator_Slave_Debug Enable Debug Messages	Enables/disables AHB5Initiator Slave port debug.	true, false	false	Runtime
AHB5Initiator_Slave_Debug Filter HREADYIN	AHB5 Slave Transactor HREADY Signal.	0, 1	0	Init
AHB5Initiator_Slave_Debug region size [0-5]	AHB5 Slave Transactor region size.	0 - 0x100000000	0 — 0x100000000 1 - 5 — 0x0	Init
AHB5Initiator_Slave_Debug region start [0-5]	AHB5 Slave Transactor region start address	0 - 0x100000000	0x0	Init
Align Waveforms	When set to <i>true</i> , waveforms dumped from the component are aligned with the SoC Designer Plus simulation time. The reset sequence, however, is not included in the dumped data. When set to <i>false</i> , the reset sequence is dumped to the waveform data; however, the component time is not aligned with the SoC Designer Plus time.	true, false Not settable in Canvas	true	Init

Table 1-3 Component Parameters (continued)

Name	Description	Allowed Values	Default Value	Init/ Runtime
Carbon DB Path	Sets the directory path to the database file.	Not Used	empty	Init
CFGSECEXT	Enables support for Armv8-M Security Extension.	0, 1	0	Runtime
CFGSTCALIB	SysTick calibration; used when one or two SysTick timers are configured. When there are two, due to enabled Security Extensions, CFGSTCALIB calibrates the secure SysTick timer.	Refer to the <i>Cortex-M23 Processor Integration and Implementation Manual</i> (DIT 0059).	0x207A11F	Init
CFGSTCALIBNS	SysTick calibration; only used when Security Extensions are enabled and there are two SysTick timers. In this case, CFGSTCALIBNS calibrates the non-secure SysTick timer.	Refer to the <i>Cortex-M23 Processor Integration and Implementation Manual</i> (DIT 0059).	0x207A11F	Init
CPUWAIT	Drive HIGH to cause the processor to wait for the signal to be LOW before coming out of reset.	0, 1	0	Runtime
DBGEN	Debug authentication signal.	0, 1	0	Runtime
DBGRESTART	External restart request.	0, 1	0	Runtime
DCLK	Debug clock.	0, 1	0	Runtime
DFTCGEN	Enables the clock gating cells during scanning in or out of test patterns.	0, 1	0	Runtime
DFTRSTDISABLE	Enables the reset synchronizers during scan testing.	0, 1	0	Runtime
Dump Waveforms	Determines whether SoC Designer Plus dumps waveforms for this component.	true, false	false	Runtime
ECOREVNUM	Implements engineering change order modification for certain bits in the architected ID registers. See the TRM for details.	0, 1	0	Runtime
EDBGRQ	External debug request.	0, 1	0	Runtime
Enable Debug Messages	Determines whether debug messages are logged for the component.	true, false	false	Runtime
ETMPWRUP	ETM is enabled.	0, 1	1	Runtime

Table 1-3 Component Parameters (continued)

Name	Description	Allowed Values	Default Value	Init/ Runtime
HEXOKAY	Bus Exclusive Answer.	0, 1	1	Runtime
HNONSECD	Used for Secure and Non-secure transactions with peripherals. See the TRM for details.	0, 1	1	Runtime
IDAUIDA	8-bit region identifier associated with the IDAU region. See the TRM for details.	0, 1	1	Runtime
IDAUIDVA	Region number valid.	0, 1	1	Runtime
IDAUNCHKA	Region exempt from attribution check.	0, 1	1	Runtime
IDAUNCHKB		0, 1	1	Runtime
IDAUNSA	Non-secure region response	0, 1	1	Runtime
IDAUNSB		0, 1	1	Runtime
IDAUNSCA	Non-secure-callable region response	0, 1	1	Runtime
IDAUNSCB		0, 1	1	Runtime
INITVTOR	NO DESCRIPTION AVAILABLE	0, 1	1	Runtime
INITVTORNS	NO DESCRIPTION AVAILABLE	0, 1	1	Runtime
IOMATCH	I/O address decoder response: LOW Address on IOCHECK uses AHB. HIGH Address on IOCHECK uses I/O port.	0, 1	1	Runtime
IORDATA	I/O port read data, for reads.	0, 1	1	Runtime
IRQ	External interrupt signals.	Configuration-dependent	0	Runtime
IRQLATENCY	Specifies the minimum number of cycles between an interrupt that becomes pended in the NVIC, and the vector fetch for that interrupt being issued on the AHB-Lite interface. See the TRM for details.	0, 1	1	Runtime
nDBGRESET	APB MCU interface reset.	0, 1	1	Runtime
NIDEN	Configures event tracing.	0, 1	1	Runtime
NMI	Non Maskable Interrupt.	0, 1	0	Runtime
RXEV	Event in.	0, 1	0	Runtime

Table 1-3 Component Parameters (continued)

Name	Description	Allowed Values	Default Value	Init/ Runtime
SLEEPHOLDREQn	Request to extend the processor sleeping state regardless of wake-up events. If the processor acknowledges this request driving SLEEP-HOLDACKn LOW, this guarantees the processor remains idle even on receipt of a wake-up event.	0, 1	1	Runtime
SPIDEN	Configures secure invasive debug.	0, 1	1	Runtime
SPNIDEN	Configures secure non-invasive debug	0, 1	1	Runtime
Waveform File ¹	Name of the waveform file.	<i>string</i>	arm_cm_CortexM23.vcd	Init
Waveform Format	The format of the waveform dump file.	VCD, FSDB	VCD	Init
Waveform Timescale	Sets the timescale to be used in the waveform.	Many values in drop-down	1 ns	Init
WICENREQn	Active HIGH request for deep sleep to be WIC-based deep sleep. Driven from the power management unit.	0, 1	0	Runtime

1. When enabled, SoC Designer Plus writes accumulated waveforms to the waveform file in the following situations: when the waveform buffer fills, when validation is paused and when validation finishes, and at the end of each validation run.

Third Party Software Acknowledgement

Arm acknowledges and thanks the respective owners for the following software that is used by our product:

- **ELF (Executable and Linking Format) Tool Chain Product**

Copyright (c) 2006, 2008-2012 Joseph Koshy

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

